Jun Zhou is currently a graduate student under the supervision of Senior Engineer Peiheng Zhang. He graduated from the Central South University with a bachelor's degree in Electronics Information Science and Technology. He has basic knowledge of FPGA with practical development experience. Currently, his interest is in Domain Specific Architecture.